Motorola is working to develop a memory controller directly on its higher-end PowerPC chips, reports The Register, a move that could provide a significant performance boost. By placing the controller on the chip, the processor could receive instructions at its clock speed, not the speed of the system bus. The technology would replace, and perform better, than the L2 and L3 caches that the processor currently use to help buffer instructions being sent to the processor.
