TweetFollow Us on Twitter

Midi 2
Volume Number:1
Issue Number:12
Column Tag:Sound Lab

The Midi Connection, Part II

By Kirk Austin, San Anselmo, CA.

As you may recall from last issue all we need to get MIDI up and running on the Macintosh now that we have the necessary hardware are the driver routines for the serial ports. Fear not fellow coders, the coveted routines have arrived.

The normal device driver model for the Macintosh has too much overhead associated with it to make it approriate for use with MIDI which transfers data at a rate of 31.25K bits per second. Usually, real time applications need all the extra time they can get. This is particularly true of sequencer type applications that do MIDI "multi-track recording" while simultaneously maintaining a graphics display of some sort. routines that directly access the 8530 SCC chip have been utilized in order to minimize the time taken up by the serial I/O. I have tried to make things as easy as possible by providing "building block" style routines that follow the guidelines of the Lisa Pascal interface. This is the reason for the LINK and UNLNK instructions which aren't really necessary otherwise. You can basically treat RxMIDI as a Pascal function that accepts no arguments and returns a word of data as a result that is either a valid MIDI byte or else a flag indicating that no MIDI data is available. TxMIDI can be treated as a Pascal procedure that accepts a word of data containing the MIDI byte to be transmitted as an argument. Both of these routines are stack based.

Since these routines include interrupt handlers with pointers placed in low memory the routines cannot be in a relocatable block. One easy way of insuring this is to place them in your first code segment. If your code only consists of one segment you don't have anything to worry about, but if there is more than one segment the memory manager may move things around on you when you don't expect it. If your interrupt handlers are in one of these relocatable segments the pointers to them can be invalidated which would cause the program to crash.

Okay, let's get down to it. First the SCC chip has to be initialized by calling either SCCinitA or SCCinitB (this should be done when your application initializes quickdraw and the various managers). The initialization ends up being quite a bit of code actually, and if not done properly will mess things up but good! The 8530 can only be accessed at a maximum rate of every 2.2 microseconds. I know, this sounds unbelievable for a sophisticated piece of modern hardware, but it's true. This is the reason for all of the MOVE.L (SP),(SP) instructions. They don't accomplish anything, but they take a little more than a couple of microseconds to execute which is just the amount of delay that we need (silly huh?). As I mentioned in the article on the hardware interface the SCC chip can accept three different external clock frequencys to produce the desired baud rate. The appropriate divisor must be selected in the initialize routine. By the way, these routines are written so you can use either the modem port or the printer port, but if you want to use both simultaneously and keep the ports completely independant you will have to duplicate everything for each port. If you are writing an application of that complexity I think you can handle rewriting these routines.

The transmit and receive routines each maintain circular queues of outgoing and incoming data respectively. These queues can be of any length, but I have arbitrarily set them at $100 bytes each. To change the size of the queues just change the values in the equate table. There is no error detection code for a queue overrun condition so you will have to make sure that your application runs fast enough to avoid this. If an overrun condition occurs you will lose data. If you want to dump huge files all at once (if you are writing a patch librarian for example) just make the queue big enough to handle the entire file and you can do it without worrying about overruns.

The TxMIDI routine is the most complicated one, so let's have a look at it. When this routine receives a byte to transmit (in the lower byte of the word left on the stack by the calling routine) it first must check the queue to see if it is empty or not. If the queue is not empty the byte is simply added to the queue. If the queue is empty the routine checks the SCC chip to see if its transmit buffer is empty. If the transmit buffer is not empty the byte is just added to the queue. But, if the transmit buffer is empty the routine must write the byte to the SCC chip to transmit it.

The RxMIDI routine is more straightforward. It checks to see if there is any data in the queue, and if there is it returns it on the stack (the space for the result must be allocated by the calling routine). If there is no data available the routine returns $FFFF as its result.

The interrupt handlers do exactly what you might expect them to. When a byte is received by the SCC chip a receive interrupt is generated which calls the RxIntHand routine. This routine simply takes the byte from the SCC register and places it in the receive queue. The TxIntHand routine is called when the SCC chip's transmit buffer is empty. It takes a byte from the transmit queue if one is available and writes it to the SCC register. If no data is available it clears the interrupt and returns. One thing about the interrupt handlers that was not obvious to me when I was first coding them was the fact that register A5 must be saved at the beginning of the routines and its value loaded from the system variable CurrentA5 in order to insure that it is pointing to the application's globals area.

Only one thing left to do, and that is reset the 8530 before you quit the application or try to print (if you are using the printer port for MIDI too). Just call SCCResetA or SCCResetB and your application will exit gracefully.

; MIDI PORT ROUTINES
; copyright Kirk Austin 1985

; Transmit and Receive queue length equates

TxQSize EQU $100
RxQSize EQU $100

; Serial Chip Addresses, offsets, and system equates

sccRBaseEQU $9FFFF8
sccWBaseEQU $BFFFF9
Lvl2DT  EQU $1B2
aData EQU 6
aCtl    EQU 2
bData EQU 4
bCtl    EQU 0
TBEEQU  2
CurrentA5 EQU  $904

; This is an example of how to use the routines.
; If this were placed in your event loop your application would
; receive  MIDI data and echo it back out.
;
;MIDIThru
;CLR    -(SP)    ; clear space for result
;BSR    RxMIDI ; fetch data
;MOVE   (SP)+,D0
;CMPI   #$FFFF,D0; any bytes available?
;BEQ    NoMIDI ; if not, exit
;MOVE   D0,-(SP) ; if so, transmit them
;BSR    TxMIDI
;BRA    MIDIThru ; check for more
;NoMIDI
;
; -------------------------------------------------------------------------

; This section contains the necessary routines for MIDI
;
; These are the initialization routines which should be called
; when you  initialize quickdraw and the various managers. 
; Call SCCInitA to use the  modem port, and SCCInitB to use 
; the printer port.

SCCInitA
 MOVE   #aCtl,CtlOffset(A5) ; set up globals for Chn A
 MOVE   #aData,DataOffset(A5)
 MOVE.B #%10000000,ChnReset(A5)
 MOVE   #24,RxIntOffset(A5)
 MOVE   #16,TxIntOffset(A5)
 MOVE   #28,SpecRecCond(A5)
 BRA    SCCInit

SCCInitB
 MOVE   #bCtl,CtlOffset(A5) ; set up globals for Chn B
 MOVE   #bData,DataOffset(A5)
 MOVE.B #%01000000,ChnReset(A5)
 MOVE   #8,RxIntOffset(A5)
 MOVE   #0,TxIntOffset(A5)
 MOVE   #12,SpecRecCond(A5)

SCCInit
 MOVE   SR,-(SP) ; Save interrupts
 MOVEM.LD0/A0-A1,-(SP)  ; Save registers
 ORI    #$0300,SR; Disable interrupts
 
 MOVE.L #sccRBase,A1 ; Get base Read address
 ADD    CtlOffset(A5),A1  ; Add offset for control
 MOVE.B (A1),D0  ; Dummy read
 MOVE.L (SP),(SP); Delay
 MOVE.L #sccWBase,A0 ; Get base Write address
 ADD    CtlOffset(A5),A0  ; Add offset for control
 MOVE.B #9,(A0)  ; pointer for SCC reg 9
 MOVE.L (SP),(SP); Delay
 MOVE.B ChnReset(A5),(A0) ; Reset channel
 MOVE.L (SP),(SP); Delay
 MOVE.B #4,(A0)  ; pointer for SCC reg 4
 MOVE.L (SP),(SP); Delay
; This is where you determine the external clock rate

; %01000100 = 500K
; %10000100 = 1 Meg
; %11000100 = 2 Meg

 MOVE.B #%01000100,(A0) ; 16x clock, 1 stop bit
 MOVE.L (SP),(SP); Delay
 MOVE.B #1,(A0)  ; pointer for SCC reg 1
 MOVE.L (SP),(SP); Delay
 MOVE.B #%00000000,(A0) ; No W/Req
 MOVE.L (SP),(SP); Delay
 MOVE.B #3,(A0)  ; pointer for SCC reg 3
 MOVE.L (SP),(SP); Delay
 MOVE.B #%00000000,(A0) ; Turn off Rx
 MOVE.L (SP),(SP); Delay
 MOVE.B #5,(A0)  ; pointer for SCC reg 5
 MOVE.L (SP),(SP); Delay
 MOVE.B #%00000000,(A0) ; Turn off Tx
 MOVE.L (SP),(SP); Delay
 MOVE.B #11,(A0) ; pointer for SCC reg 11
 MOVE.L (SP),(SP); Delay
 MOVE.B #%00101000,(A0) ; Make TRxC clock sourc
 MOVE.L (SP),(SP); Delay
 MOVE.B #14,(A0) ; pointer for SCC reg 14
 MOVE.L (SP),(SP); Delay
 MOVE.B #%00000000,(A0) ; Disable BRGen
 MOVE.L (SP),(SP); Delay
 MOVE.B #3,(A0)  ; pointer for SCC reg 3
 MOVE.L (SP),(SP); Delay
 MOVE.B #%11000001,(A0) ; Enable Rx
 MOVE.L (SP),(SP); Delay
 MOVE.B #5,(A0)  ; pointer for SCC reg 5
 MOVE.L (SP),(SP); Delay
 MOVE.B #%01101010,(A0) ; Enable Tx and drivers
 MOVE.L (SP),(SP); Delay
 MOVE.B #15,(A0) ; pointer for SCC reg 15
 MOVE.L (SP),(SP); Delay
 MOVE.B #%00001000,(A0) ; Enable DCD int for 
 ; mouse
 MOVE.L (SP),(SP); Delay
 MOVE.B #0,(A0)  ; pointer for SCC reg 0
 MOVE.L (SP),(SP); Delay
 MOVE.B #%00010000,(A0) ; Reset EXT/STATUS
 MOVE.L (SP),(SP); Delay
 MOVE.B #0,(A0)  ; pointer for SCC reg 0
 MOVE.L (SP),(SP); Delay
 MOVE.B #%00010000,(A0) ; Reset EXT/STATUS 
 MOVE.L (SP),(SP); Delay
 MOVE.B #1,(A0)  ; pointer for SCC reg 1
 MOVE.L (SP),(SP); Delay
 MOVE.B #%00010011,(A0) ; Enable interrupts
 MOVE.L (SP),(SP); Delay
 MOVE.B #9,(A0)  ; pointer for SCC reg 9
 MOVE.L (SP),(SP); Delay
 MOVE.B #%00001010,(A0) ; Set master int enable
 MOVE.L (SP),(SP); Delay
 
 MOVE.L #Lvl2DT,A0 ; get dispatch table 
 ; pointer
 MOVE   RxIntOffset(A5),D0; get offset to Rx vector
 LEA    RxIntHand,A1 ; set Rx vector
 MOVE.L A1,0(A0,D0)
 MOVE   TxIntOffset(A5),D0; get offset to Tx vector
 LEA    TxIntHand,A1 ; set Tx vector
 MOVE.L A1,0(A0,D0)
 MOVE   SpecRecCond(A5),D0; get offset to 
 ; Special vector
 LEA    Stub,A1
 MOVE.L A1,0(A0,D0)
 
 CLR    RxByteIn(A5) ; init flags & pointers
 CLR    RxByteOut(A5)
 MOVE.B #$FF,RxQEmpty(A5)
 CLR    TxByteIn(A5)
 CLR    TxByteOut(A5)
 MOVE.B #$FF,TxQEmpty(A5)

 MOVEM.L(SP)+,D0/A0-A1  ; Restore registers
 MOVE   (SP)+,SR ; Restore interrupts
 RTS    ; and return

; This is the routine to transmit a MIDI byte of data.  To use this
; place the byte to be transmitted as the lower 8 bits of a word
; routine on the stack, then BSR to TxMIDI.

TxMIDI
 LINK   A6,#0    ; set frame pointer
 MOVE   SR,-(SP) ; Save interrupts
 MOVEM.LD0/A0-A2,-(SP)  ; Save registers
 ORI    #$0300,SR; Disable interrupts

 TST.B  TxQEmpty(A5) ; is TxQueue empty?
 BNE    TxQE; if so branch
 MOVE   TxByteIn(A5),D0 ; if not add byte to queue
 LEA    TxQueue(A5),A2  ; point to queue
 MOVE.B 9(A6),0(A2,D0)  ; place byte in queue
 ADDQ   #1,D0    ; update TxByteIn
 CMP    #TxQSize,D0
 BNE    @1
 MOVE   #0,D0
@1   MOVE D0,TxByteIn(A5)
 BRA    TxExit   ; and exit
 
TxQE  
 MOVE.L #sccRbase,A0 ; get SCC Read Address
 MOVE.L #sccWbase,A1 ; get SCC Write address
 MOVE   CtlOffset(A5),D0  ; get index for Ctl
 BTST.B #TBE,0(A0,D0); transmit buffer empty?
 BNE    FirstByte; if so branch
 MOVE   TxByteIn(A5),D0 ; if not add to queue
 LEA    TxQueue(A5),A2  ; point to queue
 MOVE.B 9(A6),0(A2,D0)  ; place byte in queue
 ADDQ   #1,D0    ; update index
 CMP    #TxQSize,D0
 BNE    @1
 MOVE   #0,D0
@1  MOVED0,TxByteIn(A5)
 MOVE.B #0,TxQEmpty(A5) ; reset queue empty flag
 BRA    TxExit   ; and exit
 
FirstByte
 MOVE   DataOffset(A5),D0 ; get index to data
 MOVE.L (SP),(SP); delay
 MOVE.B 9(A6),0(A1,D0)  ; write data to SCC
 MOVE.L (SP),(SP); Delay
 

TxExit  
 MOVEM.L(SP)+,D0/A0-A2  ; Restore registers
 MOVE   (SP)+,SR ; Restore interrupts
 UNLK   A6; release frame pointer
 MOVE.L (SP)+,A1 ; save return address
 ADD.L  #2,SP    ; move past data word
 MOVE.L A1,-(SP) ; put address back on stack
 RTS    ; and return

; This is the routine to receive a byte of MIDI data.  To use this
; routine treat it like a Pascal function.  Leave space on the
; stack for a word of data before BSR'ing to this routine.  If the
; routine executes is $FFFF there was no MIDI data available.
; If the upper byte is clear then a valid MIDI byte is in the lower 
; 8 bits.

RxMIDI
 LINK   A6,#0    ; set frame pointer
 MOVE   SR,-(SP) ; Save interrupts
 MOVEM.LD0-D1/A0-A2,-(SP) ; Save registers
 ORI    #$0300,SR; disable interrupts

 TST.B  RxQEmpty(A5) ; any data available?
 BEQ    @1; if so, branch
 MOVE   #$FFFF,8(A6) ; if not, return with $FFFF
 BRA    RxExit
@1  MOVERxByteOut(A5),D0  ; get index to byte out
 LEA    RxQueue(A5),A2  ; point to queue
 MOVE.L #0,D1    ; clear data register
 MOVE.B 0(A2,D0),D1; get MIDI data
 MOVE   D1,8(A6) ; place it on stack for return 
 ADDQ   #1,D0    ; update index
 CMP    #RxQSize,D0
 BNE    @2
 MOVE   #0,D0
@2   MOVE D0,RxByteOut(A5)
 MOVE   RxByteIn(A5),D1
 CMP    D0,D1    ; is queue empty?
 BNE    RxExit   ; if not exit
 MOVE.B #$FF,RxQEmpty(A5) ; if empty, set flag

RxExit  
 MOVEM.L(SP)+,D0-D1/A0-A2 ; Restore registers
 MOVE   (SP)+,SR ; restore interrupts
 UNLK   A6
 RTS    ; and return
 
; This is the interrupt routine for receiving a byte of MIDI data. 
; It places the received byte in a circular queue to be
; accessed later by the application.


RxIntHand
 ORI    #$0300,SR; disable interrupts
 MOVEM.LD0-D1/A0-A2/A5,-(SP); save registers
 MOVE.L CurrentA5,A5 ; make sure A5 is correct
 MOVE.L #sccRBase,A0 ; get SCC address
 MOVE.L #sccWBase,A1
 
 MOVE   DataOffset(A5),D0 ; get data offset
 MOVE.B 0(A0,D0),D1; read data from SCC
 MOVE.L (SP),(SP); Delay
 LEA    RxQueue(A5),A2  ; point to queue
 MOVE   RxByteIn(A5),D0 ; get offset to next cell
 MOVE.B D1,0(A2,D0); put byte in queue
 MOVE.B #0,RxQEmpty(A5) ; reset queue empty flag
 ADDQ   #1,D0    ; update index
 CMP    #RxQSize,D0
 BNE    @1
 MOVE   #0,D0
@1   MOVE D0,RxByteIn(A5)
 
 MOVEM.L(SP)+,D0-D1/A0-A2/A5; restore registers
 ANDI   #$F8FF,SR; enable interrupts
 RTS    ; and return
 
; This is the interrupt routine for transmitting a byte of MIDI
; data.  It  checks to see if there is any data to send.  If there is
; it sends it to the SCC.  If there isn't it resets the TBE interrupt 

; in the SCC and exits.


TxIntHand
 ORI    #$0300,SR; disable interrupts
 MOVEM.LD0-D1/A0-A2/A5,-(SP); save registers
 MOVE.L CurrentA5,A5
 MOVE.L #sccRBase,A0 ; get SCC address
 MOVE.L #sccWBase,A1
 
 TST.B  TxQEmpty(A5) ; Is queue empty?
 BEQ    @1; if not branch
 MOVE   CtlOffset(A5),D0  ; get offset for control
 MOVE.B #$28,0(A1,D0); if so, reset TBE 
 ; interrupt
 MOVE.L (SP),(SP); Delay
 BRA    TxIExit  ; and exit
@1  MOVETxByteOut(A5),D0  ; get index to next data 
 ; byte
 LEA    TxQueue(A5),A2  ; point to queue
 MOVE   DataOffset(A5),D1 ; get data offset
 MOVE.B 0(A2,D0),0(A1,D1) ; write data to SCC
 MOVE.L (SP),(SP); Delay
 ADDQ   #1,D0    ; update index
 CMP    #TxQSize,D0
 BNE    @2
 MOVE   #0,D0
@2   MOVE D0,TxByteOut(A5)
 MOVE   TxByteIn(A5),D1
 CMP    D0,D1    ; is TxQueue empty?
 BNE    TxIExit  ; if not exit
 MOVE.B #$FF,TxQEmpty(A5) ; if empty set flag

TxIExit 
 MOVEM.L(SP)+,D0-D1/A0-A2/A5; restore registers
 ANDI   #$F8FF,SR; enable interrupts
 RTS    ; and return
 
; This routine must be called when the application quits or the
; system will crash due to the interrupt handling pointers 
; becoming invalid.

SCCResetA
 MOVE   #aCtl,CtlOffset(A5) ; set up globals for Chn A
 MOVE   #aData,DataOffset(A5)
 MOVE.B #%10000000,ChnReset(A5)
 MOVE   #24,RxIntOffset(A5)
 MOVE   #16,TxIntOffset(A5)
 MOVE   #28,SpecRecCond(A5)
 BRA    SCCReset

SCCResetB
 MOVE   #bCtl,CtlOffset(A5) ; set up globals for Chn B
 MOVE   #bData,DataOffset(A5)
 MOVE.B #%01000000,ChnReset(A5)
 MOVE   #8,RxIntOffset(A5)
 MOVE   #0,TxIntOffset(A5)
 MOVE   #12,SpecRecCond(A5)

SCCReset
 MOVE   SR,-(SP) ; Save interrupts
 MOVE.L A0,-(SP) ; Save register
 ORI    #$0300,SR; Disable interrupts
 
 MOVE.L #sccWBase,A0 ; Get base Write address
 ADD    CtlOffset(A5),A0  ; Add offset for control
 MOVE.B #9,(A0)  ; pointer for SCC reg 9
 MOVE.L (SP),(SP); Delay
 MOVE.B ChnReset(A5),(A0) ; Reset channel
 MOVE.L (SP),(SP); Delay
 MOVE.B #15,(A0) ; pointer for SCC reg 15
 MOVE.L (SP),(SP); Delay
 MOVE.B #%00001000,(A0) ; Enable DCD int
 MOVE.L (SP),(SP); Delay
 MOVE.B #0,(A0)  ; pointer for SCC reg 0
 MOVE.L (SP),(SP); Delay
 MOVE.B #%00010000,(A0) ; Reset EXT/STATUS
 MOVE.L (SP),(SP); Delay
 MOVE.B #0,(A0)  ; pointer for SCC reg 0
 MOVE.L (SP),(SP); Delay
 MOVE.B #%00010000,(A0) ; Reset EXT/STATUS 
 MOVE.L (SP),(SP); Delay
 MOVE.B #1,(A0)  ; pointer for SCC reg 1
 MOVE.L (SP),(SP); Delay
 MOVE.B #%00000001,(A0) ; Enable mouse 
 ; interrupts
 MOVE.L (SP),(SP); Delay
 MOVE.B #9,(A0)  ; pointer for SCC reg 9
 MOVE.L (SP),(SP); Delay
 MOVE.B #%00001010,(A0) ; Set master int enable
 MOVE.L (SP),(SP); Delay
 
 MOVE.L (SP)+,A0 ; Restore register
 MOVE   (SP)+,SR ; Restore interrupts
 RTS    ; and return

; this is the space for a special condition interrupt routine

Stub
 RTS
;-------------------------------MIDI Globals--------------------------------
CtlOffset DS.W 1 ; offset for channel control
DataOffsetDS.W 1 ; offset for channel data
ChnResetDS.B1  ; SCC channel reset select
RxIntOffset DS.W 1 ; offset for dispatch table
TxIntOffset DS.W 1 ; offset for dispatch table
SpecRecCond DS.W 1 ; offset for dispatch table

TxQueue DS.BTxQSize; transmitted data queue
TxQEmptyDS.B1  ; Transmit queue empty flag
TxByteInDS.W1  ; index to next cell in
TxByteOut DS.W 1 ; index to next cell out

RxQueue DS.BRxQSize; received data queue
RxQEmptyDS.B1  ; receive queue empty flag
RxByteInDS.W1  ; index to next cell in 
RxByteOut DS.W 1 ; index to next cell out 

End
 

Community Search:
MacTech Search:

Software Updates via MacUpdate

Latest Forum Discussions

See All

Make the passage of time your plaything...
While some of us are still waiting for a chance to get our hands on Ash Prime - yes, don’t remind me I could currently buy him this month I’m barely hanging on - Digital Extremes has announced its next anticipated Prime Form for Warframe. Starting... | Read more »
If you can find it and fit through the d...
The holy trinity of amazing company names have come together, to release their equally amazing and adorable mobile game, Hamster Inn. Published by HyperBeard Games, and co-developed by Mum Not Proud and Little Sasquatch Studios, it's time to... | Read more »
Amikin Survival opens for pre-orders on...
Join me on the wonderful trip down the inspiration rabbit hole; much as Palworld seemingly “borrowed” many aspects from the hit Pokemon franchise, it is time for the heavily armed animal survival to also spawn some illegitimate children as Helio... | Read more »
PUBG Mobile teams up with global phenome...
Since launching in 2019, SpyxFamily has exploded to damn near catastrophic popularity, so it was only a matter of time before a mobile game snapped up a collaboration. Enter PUBG Mobile. Until May 12th, players will be able to collect a host of... | Read more »
Embark into the frozen tundra of certain...
Chucklefish, developers of hit action-adventure sandbox game Starbound and owner of one of the cutest logos in gaming, has released their roguelike deck-builder Wildfrost. Created alongside developers Gaziter and Deadpan Games, Wildfrost will... | Read more »
MoreFun Studios has announced Season 4,...
Tension has escalated in the ever-volatile world of Arena Breakout, as your old pal Randall Fisher and bosses Fred and Perrero continue to lob insults and explosives at each other, bringing us to a new phase of warfare. Season 4, Into The Fog of... | Read more »
Top Mobile Game Discounts
Every day, we pick out a curated list of the best mobile discounts on the App Store and post them here. This list won't be comprehensive, but it every game on it is recommended. Feel free to check out the coverage we did on them in the links below... | Read more »
Marvel Future Fight celebrates nine year...
Announced alongside an advertising image I can only assume was aimed squarely at myself with the prominent Deadpool and Odin featured on it, Netmarble has revealed their celebrations for the 9th anniversary of Marvel Future Fight. The Countdown... | Read more »
HoYoFair 2024 prepares to showcase over...
To say Genshin Impact took the world by storm when it was released would be an understatement. However, I think the most surprising part of the launch was just how much further it went than gaming. There have been concerts, art shows, massive... | Read more »
Explore some of BBCs' most iconic s...
Despite your personal opinion on the BBC at a managerial level, it is undeniable that it has overseen some fantastic British shows in the past, and now thanks to a partnership with Roblox, players will be able to interact with some of these... | Read more »

Price Scanner via MacPrices.net

You can save $300-$480 on a 14-inch M3 Pro/Ma...
Apple has 14″ M3 Pro and M3 Max MacBook Pros in stock today and available, Certified Refurbished, starting at $1699 and ranging up to $480 off MSRP. Each model features a new outer case, shipping is... Read more
24-inch M1 iMacs available at Apple starting...
Apple has clearance M1 iMacs available in their Certified Refurbished store starting at $1049 and ranging up to $300 off original MSRP. Each iMac is in like-new condition and comes with Apple’s... Read more
Walmart continues to offer $699 13-inch M1 Ma...
Walmart continues to offer new Apple 13″ M1 MacBook Airs (8GB RAM, 256GB SSD) online for $699, $300 off original MSRP, in Space Gray, Silver, and Gold colors. These are new MacBook for sale by... Read more
B&H has 13-inch M2 MacBook Airs with 16GB...
B&H Photo has 13″ MacBook Airs with M2 CPUs, 16GB of memory, and 256GB of storage in stock and on sale for $1099, $100 off Apple’s MSRP for this configuration. Free 1-2 day delivery is available... Read more
14-inch M3 MacBook Pro with 16GB of RAM avail...
Apple has the 14″ M3 MacBook Pro with 16GB of RAM and 1TB of storage, Certified Refurbished, available for $300 off MSRP. Each MacBook Pro features a new outer case, shipping is free, and an Apple 1-... Read more
Apple M2 Mac minis on sale for up to $150 off...
Amazon has Apple’s M2-powered Mac minis in stock and on sale for $100-$150 off MSRP, each including free delivery: – Mac mini M2/256GB SSD: $499, save $100 – Mac mini M2/512GB SSD: $699, save $100 –... Read more
Amazon is offering a $200 discount on 14-inch...
Amazon has 14-inch M3 MacBook Pros in stock and on sale for $200 off MSRP. Shipping is free. Note that Amazon’s stock tends to come and go: – 14″ M3 MacBook Pro (8GB RAM/512GB SSD): $1399.99, $200... Read more
Sunday Sale: 13-inch M3 MacBook Air for $999,...
Several Apple retailers have the new 13″ MacBook Air with an M3 CPU in stock and on sale today for only $999 in Midnight. These are the lowest prices currently available for new 13″ M3 MacBook Airs... Read more
Multiple Apple retailers are offering 13-inch...
Several Apple retailers have 13″ MacBook Airs with M2 CPUs in stock and on sale this weekend starting at only $849 in Space Gray, Silver, Starlight, and Midnight colors. These are the lowest prices... Read more
Roundup of Verizon’s April Apple iPhone Promo...
Verizon is offering a number of iPhone deals for the month of April. Switch, and open a new of service, and you can qualify for a free iPhone 15 or heavy monthly discounts on other models: – 128GB... Read more

Jobs Board

IN6728 Optometrist- *Apple* Valley, CA- Tar...
Date: Apr 9, 2024 Brand: Target Optical Location: Apple Valley, CA, US, 92308 **Requisition ID:** 824398 At Target Optical, we help people see and look great - and Read more
Medical Assistant - Orthopedics *Apple* Hil...
Medical Assistant - Orthopedics Apple Hill York Location: WellSpan Medical Group, York, PA Schedule: Full Time Sign-On Bonus Eligible Remote/Hybrid Regular Apply Now Read more
*Apple* Systems Administrator - JAMF - Activ...
…**Public Trust/Other Required:** None **Job Family:** Systems Administration **Skills:** Apple Platforms,Computer Servers,Jamf Pro **Experience:** 3 + years of Read more
Liquor Stock Clerk - S. *Apple* St. - Idaho...
Liquor Stock Clerk - S. Apple St. Boise Posting Begin Date: 2023/10/10 Posting End Date: 2024/10/14 Category: Retail Sub Category: Customer Service Work Type: Part Read more
Top Secret *Apple* System Admin - Insight G...
Job Description Day to Day: * Configure and maintain the client's Apple Device Management (ADM) solution. The current solution is JAMF supporting 250-500 end points, Read more
All contents are Copyright 1984-2011 by Xplain Corporation. All rights reserved. Theme designed by Icreon.